Unscheduling, Unpredication, Unspeculation: Reverse Engineering Itanium Executables

Noah Snavely, Saumya Debray, Gregory Andrews

Research output: Contribution to conferencePaperpeer-review

1 Scopus citations

Abstract

EPIC (Explicitly Parallel Instruction Computing) architectures, exemplified by the Intel Itanium, support a number of advanced architectural features, such as explicit instruction-level parallelism, instruction predication, and speculative loads from memory. However, compiler optimizations to take advantage of such architectural features can profoundly restructure the program's code, making it potentially difficult to reconstruct the original program logic from an optimized Itanium executable. This paper describes techniques to undo some of the effects of such optimizations and thereby improve the quality of reverse engineering such executables.

Original languageEnglish (US)
Pages4-13
Number of pages10
DOIs
StatePublished - 2003
EventTenth Working Conference on Reverse Engineering - Victoria, BC, Canada
Duration: Nov 13 2003Nov 16 2003

Conference

ConferenceTenth Working Conference on Reverse Engineering
Country/TerritoryCanada
CityVictoria, BC
Period11/13/0311/16/03

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint

Dive into the research topics of 'Unscheduling, Unpredication, Unspeculation: Reverse Engineering Itanium Executables'. Together they form a unique fingerprint.

Cite this