TY - GEN
T1 - Ultra-compact sub-10nm logic circuits based on ambipolar SB-FinFETs
AU - Canan, Talha Furkan
AU - Kaya, Savas
AU - Kodi, Avinash
AU - Xin, Hao
AU - Louri, Ahmed
N1 - Publisher Copyright:
© 2017 IEEE.
PY - 2017/9/27
Y1 - 2017/9/27
N2 - Novel ultra-compact sub-10nm XOR, NOR and NAND CMOS logic circuits based on ambipolar characteristics of Schottky-Barrier (SB) FinFET devices and gate metal workfunction engineering are introduced. Use of SB source and drain contacts, high-k gate dielectrics and ultra-thin body bestows extreme short-channel immunity to the proposed FinFETs with ambipolar current-voltage characteristics. Thus, the main physical parameter left for practical device design and threshold control is the gate workfunction along with independent-gate drive, which is creatively used in this work to build a novel conjugate (n/p channel) CMOS pass-gate transistor that can function as a two-transistor (2T) XOR gates as opposed to 4 transistor conventional pass-gates. In a similar fashion, gate workfunction engineering can be utilized to design unique ambipolar FinFETs with two independent gates and high thresholds to function as 2T NAND and NOR gates. Functionality of the proposed minimalist logic circuits are verified with Synopsys TCAD simulations, which indicate that optimized gate work-functions lead to CMOS logic circuits as small as 5nm and supply voltage of 0.6V, with a power-delay product at 5 χ 10-18 J level.
AB - Novel ultra-compact sub-10nm XOR, NOR and NAND CMOS logic circuits based on ambipolar characteristics of Schottky-Barrier (SB) FinFET devices and gate metal workfunction engineering are introduced. Use of SB source and drain contacts, high-k gate dielectrics and ultra-thin body bestows extreme short-channel immunity to the proposed FinFETs with ambipolar current-voltage characteristics. Thus, the main physical parameter left for practical device design and threshold control is the gate workfunction along with independent-gate drive, which is creatively used in this work to build a novel conjugate (n/p channel) CMOS pass-gate transistor that can function as a two-transistor (2T) XOR gates as opposed to 4 transistor conventional pass-gates. In a similar fashion, gate workfunction engineering can be utilized to design unique ambipolar FinFETs with two independent gates and high thresholds to function as 2T NAND and NOR gates. Functionality of the proposed minimalist logic circuits are verified with Synopsys TCAD simulations, which indicate that optimized gate work-functions lead to CMOS logic circuits as small as 5nm and supply voltage of 0.6V, with a power-delay product at 5 χ 10-18 J level.
UR - http://www.scopus.com/inward/record.url?scp=85034078067&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85034078067&partnerID=8YFLogxK
U2 - 10.1109/MWSCAS.2017.8052870
DO - 10.1109/MWSCAS.2017.8052870
M3 - Conference contribution
AN - SCOPUS:85034078067
T3 - Midwest Symposium on Circuits and Systems
SP - 100
EP - 103
BT - 2017 IEEE 60th International Midwest Symposium on Circuits and Systems, MWSCAS 2017
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 60th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2017
Y2 - 6 August 2017 through 9 August 2017
ER -