TY - GEN
T1 - Turbo-XZ Algorithm
T2 - 12th International Symposium on Topics in Coding, ISTC 2023
AU - Raveendran, Nithin
AU - Boutillon, Emmanuel
AU - Vasic, Bane
N1 - Publisher Copyright:
© 2023 IEEE.
PY - 2023
Y1 - 2023
N2 - We propose a low latency hardware-friendly decoding framework for Calderbank-Shor-Steane (CSS) quantum low-density parity-check (QLDPC) codes under the depolarizing noise model. With a given latency constraint, the proposed decoder, referred to generally as the Turbo-XZ decoding algorithm utilizes the correlation of Pauli X and Z errors. In this framework, we introduce early stopping and switching decoders to meet latency constraints and improve error correction performance for different decoders including the bit-flip (BF), fixed BF (proposed hardware-friendly variant of BF), and normalized min-sum algorithm (nMSA). This decoding framework allows various tradeoffs in terms of latency, complexity, and decoding performance which are discussed briefly. Simulation results show that the BF-Turbo-XZ decoder performs close to (and beyond in some cases) the nMSA version with lower complexity and latency. Our proposed fixed BF approach reduces complexity with minimal performance degradation. For example with a generalized bicycle code, nMSA performs better for higher depolarizing values (p>0.02) at a higher cost, while low-complexity BF-Turbo-XZ decoders are better at low depolarizing values.
AB - We propose a low latency hardware-friendly decoding framework for Calderbank-Shor-Steane (CSS) quantum low-density parity-check (QLDPC) codes under the depolarizing noise model. With a given latency constraint, the proposed decoder, referred to generally as the Turbo-XZ decoding algorithm utilizes the correlation of Pauli X and Z errors. In this framework, we introduce early stopping and switching decoders to meet latency constraints and improve error correction performance for different decoders including the bit-flip (BF), fixed BF (proposed hardware-friendly variant of BF), and normalized min-sum algorithm (nMSA). This decoding framework allows various tradeoffs in terms of latency, complexity, and decoding performance which are discussed briefly. Simulation results show that the BF-Turbo-XZ decoder performs close to (and beyond in some cases) the nMSA version with lower complexity and latency. Our proposed fixed BF approach reduces complexity with minimal performance degradation. For example with a generalized bicycle code, nMSA performs better for higher depolarizing values (p>0.02) at a higher cost, while low-complexity BF-Turbo-XZ decoders are better at low depolarizing values.
UR - http://www.scopus.com/inward/record.url?scp=85174613269&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85174613269&partnerID=8YFLogxK
U2 - 10.1109/ISTC57237.2023.10273490
DO - 10.1109/ISTC57237.2023.10273490
M3 - Conference contribution
AN - SCOPUS:85174613269
T3 - 2023 12th International Symposium on Topics in Coding, ISTC 2023
BT - 2023 12th International Symposium on Topics in Coding, ISTC 2023
PB - Institute of Electrical and Electronics Engineers Inc.
Y2 - 4 September 2023 through 8 September 2023
ER -