The equivalency processing parallel photonic integrated circuit (EP3IC), a parallel digital equivalence search module

Peng Yin Choo; Abram Detofsky; Ahmed Louri

doi:10.1109/AIPRW.2000.953604

The equivalency processing parallel photonic integrated circuit (EP³IC), a parallel digital equivalence search module

Peng Yin Choo, Abram Detofsky, Ahmed Louri

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

We present an optoelectronic module called the Equivalency Processing Parallel Photonic Integrated Circuit (Ep³IC). EP³IC is created specifically to implement high-speed digital parallel equivalence searches (i.e. a database word search or multimedia search). The module implements a parallel computation model with multiple-wavelength photonic integrated circuit technology. Based on simulation and initial analytical computation, a single-step multiple comparand word-parallel bit-parallel equality search can achieve an aggregate processing speed of 82 terabits per second. We outlines the theoretical design of the monolithic module and integrated components, compares this with a functionally identical bulk-optics implementation. This integrated circuit solution provides relatively low-power operation, fast switching speed, a compact system footprint, vibration tolerance, and is highly manufacturable.

Original language	English (US)
Title of host publication	Proceedings - 29th Applied Imagery Pattern Recognition Workshop
Subtitle of host publication	"Imagery in the New Millennium", AIPR 2000
Editors	James V. Aanstoos
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	64-70
Number of pages	7
ISBN (Electronic)	0769509789
DOIs	https://doi.org/10.1109/AIPRW.2000.953604
State	Published - 2000
Externally published	Yes
Event	29th Applied Imagery Pattern Recognition Workshop, AIPR 2000 - Washington, United States Duration: Oct 16 2000 → Oct 18 2000

Publication series

Name	Proceedings - Applied Imagery Pattern Recognition Workshop
Volume	2000-January
ISSN (Print)	2164-2516

Other

Other	29th Applied Imagery Pattern Recognition Workshop, AIPR 2000
Country/Territory	United States
City	Washington
Period	10/16/00 → 10/18/00

ASJC Scopus subject areas

General Engineering

Access to Document

10.1109/AIPRW.2000.953604

Cite this

Choo, P. Y., Detofsky, A., & Louri, A. (2000). The equivalency processing parallel photonic integrated circuit (EP³IC), a parallel digital equivalence search module. In J. V. Aanstoos (Ed.), Proceedings - 29th Applied Imagery Pattern Recognition Workshop: "Imagery in the New Millennium", AIPR 2000 (pp. 64-70). Article 953604 (Proceedings - Applied Imagery Pattern Recognition Workshop; Vol. 2000-January). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/AIPRW.2000.953604

The equivalency processing parallel photonic integrated circuit (EP³IC), a parallel digital equivalence search module. / Choo, Peng Yin; Detofsky, Abram; Louri, Ahmed.
Proceedings - 29th Applied Imagery Pattern Recognition Workshop: "Imagery in the New Millennium", AIPR 2000. ed. / James V. Aanstoos. Institute of Electrical and Electronics Engineers Inc., 2000. p. 64-70 953604 (Proceedings - Applied Imagery Pattern Recognition Workshop; Vol. 2000-January).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Choo, PY, Detofsky, A & Louri, A 2000, The equivalency processing parallel photonic integrated circuit (EP³IC), a parallel digital equivalence search module. in JV Aanstoos (ed.), Proceedings - 29th Applied Imagery Pattern Recognition Workshop: "Imagery in the New Millennium", AIPR 2000., 953604, Proceedings - Applied Imagery Pattern Recognition Workshop, vol. 2000-January, Institute of Electrical and Electronics Engineers Inc., pp. 64-70, 29th Applied Imagery Pattern Recognition Workshop, AIPR 2000, Washington, United States, 10/16/00. https://doi.org/10.1109/AIPRW.2000.953604

Choo PY, Detofsky A, Louri A. The equivalency processing parallel photonic integrated circuit (EP³IC), a parallel digital equivalence search module. In Aanstoos JV, editor, Proceedings - 29th Applied Imagery Pattern Recognition Workshop: "Imagery in the New Millennium", AIPR 2000. Institute of Electrical and Electronics Engineers Inc. 2000. p. 64-70. 953604. (Proceedings - Applied Imagery Pattern Recognition Workshop). doi: 10.1109/AIPRW.2000.953604

Choo, Peng Yin ; Detofsky, Abram ; Louri, Ahmed. / The equivalency processing parallel photonic integrated circuit (EP³IC), a parallel digital equivalence search module. Proceedings - 29th Applied Imagery Pattern Recognition Workshop: "Imagery in the New Millennium", AIPR 2000. editor / James V. Aanstoos. Institute of Electrical and Electronics Engineers Inc., 2000. pp. 64-70 (Proceedings - Applied Imagery Pattern Recognition Workshop).

@inproceedings{0168da7dc50e4c8087c52ba3614d2ac7,

title = "The equivalency processing parallel photonic integrated circuit (EP3IC), a parallel digital equivalence search module",

abstract = "We present an optoelectronic module called the Equivalency Processing Parallel Photonic Integrated Circuit (Ep3IC). EP3IC is created specifically to implement high-speed digital parallel equivalence searches (i.e. a database word search or multimedia search). The module implements a parallel computation model with multiple-wavelength photonic integrated circuit technology. Based on simulation and initial analytical computation, a single-step multiple comparand word-parallel bit-parallel equality search can achieve an aggregate processing speed of 82 terabits per second. We outlines the theoretical design of the monolithic module and integrated components, compares this with a functionally identical bulk-optics implementation. This integrated circuit solution provides relatively low-power operation, fast switching speed, a compact system footprint, vibration tolerance, and is highly manufacturable.",

author = "Choo, {Peng Yin} and Abram Detofsky and Ahmed Louri",

note = "Publisher Copyright: {\textcopyright} 2000 IEEE.; 29th Applied Imagery Pattern Recognition Workshop, AIPR 2000 ; Conference date: 16-10-2000 Through 18-10-2000",

year = "2000",

doi = "10.1109/AIPRW.2000.953604",

language = "English (US)",

series = "Proceedings - Applied Imagery Pattern Recognition Workshop",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "64--70",

editor = "Aanstoos, {James V.}",

booktitle = "Proceedings - 29th Applied Imagery Pattern Recognition Workshop",

}

TY - GEN

T1 - The equivalency processing parallel photonic integrated circuit (EP3IC), a parallel digital equivalence search module

AU - Choo, Peng Yin

AU - Detofsky, Abram

AU - Louri, Ahmed

PY - 2000

Y1 - 2000

N2 - We present an optoelectronic module called the Equivalency Processing Parallel Photonic Integrated Circuit (Ep3IC). EP3IC is created specifically to implement high-speed digital parallel equivalence searches (i.e. a database word search or multimedia search). The module implements a parallel computation model with multiple-wavelength photonic integrated circuit technology. Based on simulation and initial analytical computation, a single-step multiple comparand word-parallel bit-parallel equality search can achieve an aggregate processing speed of 82 terabits per second. We outlines the theoretical design of the monolithic module and integrated components, compares this with a functionally identical bulk-optics implementation. This integrated circuit solution provides relatively low-power operation, fast switching speed, a compact system footprint, vibration tolerance, and is highly manufacturable.

AB - We present an optoelectronic module called the Equivalency Processing Parallel Photonic Integrated Circuit (Ep3IC). EP3IC is created specifically to implement high-speed digital parallel equivalence searches (i.e. a database word search or multimedia search). The module implements a parallel computation model with multiple-wavelength photonic integrated circuit technology. Based on simulation and initial analytical computation, a single-step multiple comparand word-parallel bit-parallel equality search can achieve an aggregate processing speed of 82 terabits per second. We outlines the theoretical design of the monolithic module and integrated components, compares this with a functionally identical bulk-optics implementation. This integrated circuit solution provides relatively low-power operation, fast switching speed, a compact system footprint, vibration tolerance, and is highly manufacturable.

UR - http://www.scopus.com/inward/record.url?scp=84949921569&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84949921569&partnerID=8YFLogxK

U2 - 10.1109/AIPRW.2000.953604

DO - 10.1109/AIPRW.2000.953604

M3 - Conference contribution

AN - SCOPUS:84949921569

T3 - Proceedings - Applied Imagery Pattern Recognition Workshop

SP - 64

EP - 70

BT - Proceedings - 29th Applied Imagery Pattern Recognition Workshop

A2 - Aanstoos, James V.

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 29th Applied Imagery Pattern Recognition Workshop, AIPR 2000

Y2 - 16 October 2000 through 18 October 2000

ER -