Taylor-Kuznetsov fault-tolerant memories: A survey and results under correlated gate failures

Srdjan Brkic, Predrag Ivanis, Goran Djordjevic, Bane Vasic

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Scopus citations

Abstract

This paper gives a brief survey of information theoretic results on fault-tolerant memory systems. The main focus is on Taylor-Kuznetsov memory architecture which has been shown to achieve nonzero computational capacity. A new approach for analyzing fault-tolerant memories that takes into account gate failure correlation is also presented. The analysis was done by modelling gate failures by Markov chain.

Original languageEnglish (US)
Title of host publication2013 11th International Conference on Telecommunications in Modern Satellite, Cable and Broadcasting Services, TELSIKS 2013
Pages455-462
Number of pages8
DOIs
StatePublished - 2013
Event2013 11th International Conference on Telecommunications in Modern Satellite, Cable and Broadcasting Services, TELSIKS 2013 - Nis, Serbia
Duration: Oct 16 2013Oct 19 2013

Publication series

Name2013 11th International Conference on Telecommunications in Modern Satellite, Cable and Broadcasting Services, TELSIKS 2013
Volume2

Other

Other2013 11th International Conference on Telecommunications in Modern Satellite, Cable and Broadcasting Services, TELSIKS 2013
Country/TerritorySerbia
CityNis
Period10/16/1310/19/13

Keywords

  • Fault-tolerance
  • Fault-tolerant memory
  • Low-density parity-check codes
  • Taylor-Kuznetsov memory

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Communication

Fingerprint

Dive into the research topics of 'Taylor-Kuznetsov fault-tolerant memories: A survey and results under correlated gate failures'. Together they form a unique fingerprint.

Cite this