Abstract
With the increasing design complexity, integrating realizable reduction techniques into design flows has shown more advantages than the traditional model order reduction methods. In this paper, we propose a realizable parasitic reduction method for RLGC distributed interconnects . The proposed method obatains a reduced order model based on a modified matrix pencil method. By using a set of analytic formulas, this method provides synthesied RLGC elements. This new model is applied to power grid and antena circuits involving triangular input waveforms, lossy transmission lines and discontinuities of interconnects. The results show better reduction ratio than the standard macromodels and good accuracy compared with the theoretical values.
| Original language | English (US) |
|---|---|
| Pages | 781-786 |
| Number of pages | 6 |
| State | Published - 2004 |
| Event | Proceedings of the ASP - DAC 2004 Asia and South Pacific Design Automation Conference - 2004 - Yokohama, Japan Duration: Jan 27 2004 → Jan 30 2004 |
Other
| Other | Proceedings of the ASP - DAC 2004 Asia and South Pacific Design Automation Conference - 2004 |
|---|---|
| Country/Territory | Japan |
| City | Yokohama |
| Period | 1/27/04 → 1/30/04 |
ASJC Scopus subject areas
- Computer Science Applications
- Computer Graphics and Computer-Aided Design
- Electrical and Electronic Engineering