Profile assisted online system-level performance and power estimation for dynamic reconfigurable embedded systems

Jingqing Mu; Roman Lysecky

doi:10.1109/ASPDAC.2011.5722285

Profile assisted online system-level performance and power estimation for dynamic reconfigurable embedded systems

Jingqing Mu, Roman Lysecky

Electrical and Computer Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

2 Scopus citations

Abstract

Significant research has demonstrated the performance and power benefits of runtime dynamic reconfiguration of FPGAs and microprocessor/FPGA devices. For dynamically reconfigurable systems, in which the selection of hardware coprocessors to implement within the FPGA is determined at runtime, online estimation methods are needed to evaluate the performance and power consumption impact of the hardware coprocessor selection. In this paper, we present a profile assisted online system-level performance and power estimation framework for estimating the speedup and power consumption of dynamically reconfigurable embedded systems. We evaluate the accuracy and fidelity of our online estimation framework for dynamic hardware kernel selection to maximize performance or minimize system power consumption.

Original language	English (US)
Title of host publication	2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011
Pages	737-742
Number of pages	6
DOIs	https://doi.org/10.1109/ASPDAC.2011.5722285
State	Published - 2011
Event	2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011 - Yokohama, Japan Duration: Jan 25 2011 → Jan 28 2011

Publication series

Name	Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Other

Other	2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011
Country/Territory	Japan
City	Yokohama
Period	1/25/11 → 1/28/11

ASJC Scopus subject areas

Computer Science Applications
Computer Graphics and Computer-Aided Design
Electrical and Electronic Engineering

Access to Document

10.1109/ASPDAC.2011.5722285

Cite this

Mu, J., & Lysecky, R. (2011). Profile assisted online system-level performance and power estimation for dynamic reconfigurable embedded systems. In 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011 (pp. 737-742). Article 5722285 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC). https://doi.org/10.1109/ASPDAC.2011.5722285

Profile assisted online system-level performance and power estimation for dynamic reconfigurable embedded systems. / Mu, Jingqing; Lysecky, Roman.
2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011. 2011. p. 737-742 5722285 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Mu, J & Lysecky, R 2011, Profile assisted online system-level performance and power estimation for dynamic reconfigurable embedded systems. in 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011., 5722285, Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, pp. 737-742, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, Yokohama, Japan, 1/25/11. https://doi.org/10.1109/ASPDAC.2011.5722285

@inproceedings{d3132f77ee1744d8ab04e73f02684021,

title = "Profile assisted online system-level performance and power estimation for dynamic reconfigurable embedded systems",

abstract = "Significant research has demonstrated the performance and power benefits of runtime dynamic reconfiguration of FPGAs and microprocessor/FPGA devices. For dynamically reconfigurable systems, in which the selection of hardware coprocessors to implement within the FPGA is determined at runtime, online estimation methods are needed to evaluate the performance and power consumption impact of the hardware coprocessor selection. In this paper, we present a profile assisted online system-level performance and power estimation framework for estimating the speedup and power consumption of dynamically reconfigurable embedded systems. We evaluate the accuracy and fidelity of our online estimation framework for dynamic hardware kernel selection to maximize performance or minimize system power consumption.",

author = "Jingqing Mu and Roman Lysecky",

year = "2011",

doi = "10.1109/ASPDAC.2011.5722285",

language = "English (US)",

isbn = "9781424475155",

series = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

pages = "737--742",

booktitle = "2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011",

note = "2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011 ; Conference date: 25-01-2011 Through 28-01-2011",

}

TY - GEN

T1 - Profile assisted online system-level performance and power estimation for dynamic reconfigurable embedded systems

AU - Mu, Jingqing

AU - Lysecky, Roman

PY - 2011

Y1 - 2011

N2 - Significant research has demonstrated the performance and power benefits of runtime dynamic reconfiguration of FPGAs and microprocessor/FPGA devices. For dynamically reconfigurable systems, in which the selection of hardware coprocessors to implement within the FPGA is determined at runtime, online estimation methods are needed to evaluate the performance and power consumption impact of the hardware coprocessor selection. In this paper, we present a profile assisted online system-level performance and power estimation framework for estimating the speedup and power consumption of dynamically reconfigurable embedded systems. We evaluate the accuracy and fidelity of our online estimation framework for dynamic hardware kernel selection to maximize performance or minimize system power consumption.

AB - Significant research has demonstrated the performance and power benefits of runtime dynamic reconfiguration of FPGAs and microprocessor/FPGA devices. For dynamically reconfigurable systems, in which the selection of hardware coprocessors to implement within the FPGA is determined at runtime, online estimation methods are needed to evaluate the performance and power consumption impact of the hardware coprocessor selection. In this paper, we present a profile assisted online system-level performance and power estimation framework for estimating the speedup and power consumption of dynamically reconfigurable embedded systems. We evaluate the accuracy and fidelity of our online estimation framework for dynamic hardware kernel selection to maximize performance or minimize system power consumption.

UR - http://www.scopus.com/inward/record.url?scp=79952930594&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79952930594&partnerID=8YFLogxK

U2 - 10.1109/ASPDAC.2011.5722285

DO - 10.1109/ASPDAC.2011.5722285

M3 - Conference contribution

AN - SCOPUS:79952930594

SN - 9781424475155

T3 - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

SP - 737

EP - 742

BT - 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011

T2 - 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011

Y2 - 25 January 2011 through 28 January 2011

ER -

Profile assisted online system-level performance and power estimation for dynamic reconfigurable embedded systems

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this