Power-delay trade-offs in CMOS circuits using self-bias transistors

Vignesh Subbian, Fat Duen Ho

Research output: Contribution to journalArticlepeer-review

2 Scopus citations

Abstract

Power dissipation and propagation delay are contradicting factors in the design of VLSI CMOS circuits. This paper investigates CMOS circuits with Self-Bias Transistors (SBTs) connected between the pull-up/down network and the supply rails. Previous research on circuits with SBTs shows substantial reduction in leakage power of combinational circuits. We extend the analyses by studying both static and dynamic power and also propagation delay for combinational as well as sequential circuits. Transistor-level dual-V t technique is employed for combinational circuits with SBTs to achieve a good power and delay trade-off by selecting different transistors in the circuit to have different V t. Extensive HSPICE simulations were performed with 0.18 μm CMOS technology. Results show that on average, a 45% reduction in static power and 17% reduction in dynamic power can be achieved by employing SBTs in combinational CMOS circuits. Similar results for sequential CMOS circuits are also included. Simulation results for propagation delay and power-delay trade-off are also presented.

Original languageEnglish (US)
Pages (from-to)24-27
Number of pages4
JournalIETE Journal of Research
Volume58
Issue number1
DOIs
StatePublished - Jan 2012
Externally publishedYes

Keywords

  • CMOS circuits
  • Power dissipation
  • Propagation delay
  • Self-bias transistors
  • Threshold voltage

ASJC Scopus subject areas

  • Theoretical Computer Science
  • Computer Science Applications
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Power-delay trade-offs in CMOS circuits using self-bias transistors'. Together they form a unique fingerprint.

Cite this