Majority Logic Decoding under Data-Dependent Logic Gate Failures

Srdan Brkic, Predrag Ivaniš, Bane Vasić

Research output: Contribution to journalArticlepeer-review

2 Scopus citations


A majority logic decoder made of unreliable logic gates, whose failures are transient and data-dependent, is analyzed. Based on a combinatorial representation of fault configurations a closed-form expression for the average bit error rate for a one-step majority logic decoder is derived, for a regular low-density parity-check (LDPC) code ensemble and the proposed failure model. The presented analysis framework is then used to establish bounds on the one-step majority logic decoder performance under the simplified probabilistic gate-output switching model. Based on the expander property of Tanner graphs of LDPC codes, it is proven that a version of the faulty parallel bit-flipping decoder can correct a fixed fraction of channel errors in the presence of data-dependent gate failures. The results are illustrated with numerical examples of finite geometry codes.

Original languageEnglish (US)
Article number8013135
Pages (from-to)6295-6306
Number of pages12
JournalIEEE Transactions on Information Theory
Issue number10
StatePublished - Oct 2017


  • Data-dependence
  • LDPC codes
  • faulty hardware
  • majority logic decoding
  • probabilistic gate-output switching model

ASJC Scopus subject areas

  • Information Systems
  • Computer Science Applications
  • Library and Information Sciences


Dive into the research topics of 'Majority Logic Decoding under Data-Dependent Logic Gate Failures'. Together they form a unique fingerprint.

Cite this