FPGA-based high-speed authenticated encryption system

Michael Muehlberghuber; Christoph Keller; Frank K. Gürkaynak; Norbert Felber

doi:10.1007/978-3-642-45073-0_1

FPGA-based high-speed authenticated encryption system

Michael Muehlberghuber, Christoph Keller, Frank K. Gürkaynak, Norbert Felber

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

3 Scopus citations

Abstract

The Advanced Encryption Standard (AES) running in the Galois/Counter Mode of Operation represents a de facto standard in the field of hardware-accelerated, block-cipher-based high-speed authenticated encryption (AE) systems. We propose hardware architectures supporting the Ethernet standard IEEE 802.3ba utilizing different cryptographic primitives suitable for AE applications. Our main design goal was to achieve high throughput on FPGA platforms. Compared to previous works aiming at data rates beyond 100 Gbit/s, our design makes use of an alternative block cipher and an alternative mode of operation, namely Serpent and the offset codebook mode of operation, respectively. Using four cipher cores for the encryption part of the AE architecture, we achieve a throughput of 141 Gbit/s on an Altera Stratix IV FPGA. The design requires 39 kALMs and runs at a maximum clock frequency of 275 MHz. This represents, to the best of our knowledge, the fastest full implementation of an AE scheme on FPGAs to date. In order to make the design applicable in a real-world environment, we developed a custom-designed printed circuit board for the Stratix IV FPGA, suitable to process data with up to 100 Gbit/s.

Original language	English (US)
Title of host publication	VLSI-SoC
Subtitle of host publication	From Algorithms to Circuits and System-on-Chip Design - 20th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2012, Revised Selected Papers
Editors	Srinivas Katkoori, Ricardo Reis, Matthew R. Guthaus, Andreas Burg, Ayse Coskun, Matthew Guthaus, Ricardo Reis, Srinivas Katkoori, Andreas Burg, Ayse Coskun
Publisher	Springer New York LLC
Pages	1-20
Number of pages	20
ISBN (Print)	9783642450723
DOIs	https://doi.org/10.1007/978-3-642-45073-0_1
State	Published - 2013
Externally published	Yes
Event	20th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2012 - Santa Cruz, CA, United States Duration: Oct 7 2012 → Oct 10 2012

Publication series

Name	IFIP Advances in Information and Communication Technology
Volume	418
ISSN (Print)	1868-4238

Conference

Conference	20th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2012
Country/Territory	United States
City	Santa Cruz, CA
Period	10/7/12 → 10/10/12

Keywords

AES
Authenticated encryption
FPGA
GCM
High-throughput architecture
OCB
Pipelining
Serpent

ASJC Scopus subject areas

Information Systems
Computer Networks and Communications
Information Systems and Management

Access to Document

10.1007/978-3-642-45073-0_1

Cite this

Muehlberghuber, M., Keller, C., Gürkaynak, F. K., & Felber, N. (2013). FPGA-based high-speed authenticated encryption system. In S. Katkoori, R. Reis, M. R. Guthaus, A. Burg, A. Coskun, M. Guthaus, R. Reis, S. Katkoori, A. Burg, & A. Coskun (Eds.), VLSI-SoC: From Algorithms to Circuits and System-on-Chip Design - 20th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2012, Revised Selected Papers (pp. 1-20). (IFIP Advances in Information and Communication Technology; Vol. 418). Springer New York LLC. https://doi.org/10.1007/978-3-642-45073-0_1

FPGA-based high-speed authenticated encryption system. / Muehlberghuber, Michael; Keller, Christoph; Gürkaynak, Frank K. et al.
VLSI-SoC: From Algorithms to Circuits and System-on-Chip Design - 20th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2012, Revised Selected Papers. ed. / Srinivas Katkoori; Ricardo Reis; Matthew R. Guthaus; Andreas Burg; Ayse Coskun; Matthew Guthaus; Ricardo Reis; Srinivas Katkoori; Andreas Burg; Ayse Coskun. Springer New York LLC, 2013. p. 1-20 (IFIP Advances in Information and Communication Technology; Vol. 418).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Muehlberghuber, M, Keller, C, Gürkaynak, FK & Felber, N 2013, FPGA-based high-speed authenticated encryption system. in S Katkoori, R Reis, MR Guthaus, A Burg, A Coskun, M Guthaus, R Reis, S Katkoori, A Burg & A Coskun (eds), VLSI-SoC: From Algorithms to Circuits and System-on-Chip Design - 20th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2012, Revised Selected Papers. IFIP Advances in Information and Communication Technology, vol. 418, Springer New York LLC, pp. 1-20, 20th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2012, Santa Cruz, CA, United States, 10/7/12. https://doi.org/10.1007/978-3-642-45073-0_1

Muehlberghuber M, Keller C, Gürkaynak FK, Felber N. FPGA-based high-speed authenticated encryption system. In Katkoori S, Reis R, Guthaus MR, Burg A, Coskun A, Guthaus M, Reis R, Katkoori S, Burg A, Coskun A, editors, VLSI-SoC: From Algorithms to Circuits and System-on-Chip Design - 20th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2012, Revised Selected Papers. Springer New York LLC. 2013. p. 1-20. (IFIP Advances in Information and Communication Technology). doi: 10.1007/978-3-642-45073-0_1

Muehlberghuber, Michael ; Keller, Christoph ; Gürkaynak, Frank K. et al. / FPGA-based high-speed authenticated encryption system. VLSI-SoC: From Algorithms to Circuits and System-on-Chip Design - 20th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2012, Revised Selected Papers. editor / Srinivas Katkoori ; Ricardo Reis ; Matthew R. Guthaus ; Andreas Burg ; Ayse Coskun ; Matthew Guthaus ; Ricardo Reis ; Srinivas Katkoori ; Andreas Burg ; Ayse Coskun. Springer New York LLC, 2013. pp. 1-20 (IFIP Advances in Information and Communication Technology).

@inproceedings{585454e3c895490882c1e2223742ac2e,

title = "FPGA-based high-speed authenticated encryption system",

abstract = "The Advanced Encryption Standard (AES) running in the Galois/Counter Mode of Operation represents a de facto standard in the field of hardware-accelerated, block-cipher-based high-speed authenticated encryption (AE) systems. We propose hardware architectures supporting the Ethernet standard IEEE 802.3ba utilizing different cryptographic primitives suitable for AE applications. Our main design goal was to achieve high throughput on FPGA platforms. Compared to previous works aiming at data rates beyond 100 Gbit/s, our design makes use of an alternative block cipher and an alternative mode of operation, namely Serpent and the offset codebook mode of operation, respectively. Using four cipher cores for the encryption part of the AE architecture, we achieve a throughput of 141 Gbit/s on an Altera Stratix IV FPGA. The design requires 39 kALMs and runs at a maximum clock frequency of 275 MHz. This represents, to the best of our knowledge, the fastest full implementation of an AE scheme on FPGAs to date. In order to make the design applicable in a real-world environment, we developed a custom-designed printed circuit board for the Stratix IV FPGA, suitable to process data with up to 100 Gbit/s.",

keywords = "AES, Authenticated encryption, FPGA, GCM, High-throughput architecture, OCB, Pipelining, Serpent",

author = "Michael Muehlberghuber and Christoph Keller and G{\"u}rkaynak, {Frank K.} and Norbert Felber",

note = "Publisher Copyright: {\textcopyright} IFIP International Federation for Information Proessing 2013.; 20th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2012 ; Conference date: 07-10-2012 Through 10-10-2012",

year = "2013",

doi = "10.1007/978-3-642-45073-0_1",

language = "English (US)",

isbn = "9783642450723",

series = "IFIP Advances in Information and Communication Technology",

publisher = "Springer New York LLC",

pages = "1--20",

editor = "Srinivas Katkoori and Ricardo Reis and Guthaus, {Matthew R.} and Andreas Burg and Ayse Coskun and Matthew Guthaus and Ricardo Reis and Srinivas Katkoori and Andreas Burg and Ayse Coskun",

booktitle = "VLSI-SoC",

}

TY - GEN

T1 - FPGA-based high-speed authenticated encryption system

AU - Muehlberghuber, Michael

AU - Keller, Christoph

AU - Gürkaynak, Frank K.

AU - Felber, Norbert

N1 - Publisher Copyright: © IFIP International Federation for Information Proessing 2013.

PY - 2013

Y1 - 2013

N2 - The Advanced Encryption Standard (AES) running in the Galois/Counter Mode of Operation represents a de facto standard in the field of hardware-accelerated, block-cipher-based high-speed authenticated encryption (AE) systems. We propose hardware architectures supporting the Ethernet standard IEEE 802.3ba utilizing different cryptographic primitives suitable for AE applications. Our main design goal was to achieve high throughput on FPGA platforms. Compared to previous works aiming at data rates beyond 100 Gbit/s, our design makes use of an alternative block cipher and an alternative mode of operation, namely Serpent and the offset codebook mode of operation, respectively. Using four cipher cores for the encryption part of the AE architecture, we achieve a throughput of 141 Gbit/s on an Altera Stratix IV FPGA. The design requires 39 kALMs and runs at a maximum clock frequency of 275 MHz. This represents, to the best of our knowledge, the fastest full implementation of an AE scheme on FPGAs to date. In order to make the design applicable in a real-world environment, we developed a custom-designed printed circuit board for the Stratix IV FPGA, suitable to process data with up to 100 Gbit/s.

AB - The Advanced Encryption Standard (AES) running in the Galois/Counter Mode of Operation represents a de facto standard in the field of hardware-accelerated, block-cipher-based high-speed authenticated encryption (AE) systems. We propose hardware architectures supporting the Ethernet standard IEEE 802.3ba utilizing different cryptographic primitives suitable for AE applications. Our main design goal was to achieve high throughput on FPGA platforms. Compared to previous works aiming at data rates beyond 100 Gbit/s, our design makes use of an alternative block cipher and an alternative mode of operation, namely Serpent and the offset codebook mode of operation, respectively. Using four cipher cores for the encryption part of the AE architecture, we achieve a throughput of 141 Gbit/s on an Altera Stratix IV FPGA. The design requires 39 kALMs and runs at a maximum clock frequency of 275 MHz. This represents, to the best of our knowledge, the fastest full implementation of an AE scheme on FPGAs to date. In order to make the design applicable in a real-world environment, we developed a custom-designed printed circuit board for the Stratix IV FPGA, suitable to process data with up to 100 Gbit/s.

KW - AES

KW - Authenticated encryption

KW - FPGA

KW - GCM

KW - High-throughput architecture

KW - OCB

KW - Pipelining

KW - Serpent

UR - http://www.scopus.com/inward/record.url?scp=85025163979&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85025163979&partnerID=8YFLogxK

U2 - 10.1007/978-3-642-45073-0_1

DO - 10.1007/978-3-642-45073-0_1

M3 - Conference contribution

AN - SCOPUS:85025163979

SN - 9783642450723

T3 - IFIP Advances in Information and Communication Technology

SP - 1

EP - 20

BT - VLSI-SoC

A2 - Katkoori, Srinivas

A2 - Reis, Ricardo

A2 - Guthaus, Matthew R.

A2 - Burg, Andreas

A2 - Coskun, Ayse

A2 - Guthaus, Matthew

A2 - Reis, Ricardo

A2 - Katkoori, Srinivas

A2 - Burg, Andreas

A2 - Coskun, Ayse

PB - Springer New York LLC

T2 - 20th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2012

Y2 - 7 October 2012 through 10 October 2012

ER -

FPGA-based high-speed authenticated encryption system

Abstract

Publication series

Conference

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this