Abstract
We evaluate the burst-error performance of the regular low-density parity-check (LDPC) code and the irregular LDPC code that has been considered for ITU-T's 50G-PON standard via experimental measurements in FPGA. By using intra codeword interleaving and parity-check matrix rearrangement, we demonstrate that the BER performance can be improved under ∼44-ns-duration burst errors for 50-Gb/s upstream signals.
| Original language | English (US) |
|---|---|
| Pages (from-to) | 10936-10946 |
| Number of pages | 11 |
| Journal | Optics Express |
| Volume | 31 |
| Issue number | 6 |
| DOIs | |
| State | Published - Mar 13 2023 |
ASJC Scopus subject areas
- Atomic and Molecular Physics, and Optics
Fingerprint
Dive into the research topics of 'FPGA-based burst-error performance analysis and optimization of regular and irregular SD-LDPC codes for 50G-PON and beyond'. Together they form a unique fingerprint.Cite this
- APA
- Standard
- Harvard
- Vancouver
- Author
- BIBTEX
- RIS