TY - GEN
T1 - Design of optimal systolic arrays
T2 - 2nd IEEE Symposium on Parallel and Distributed Processing, SPDP 1990
AU - Esonu, M. O.
AU - Al-Khalili, A. J.
AU - Hariri, S.
N1 - Funding Information:
t Thls work has been supported by a grant from the Natural Sclences and Englneerlng Research Councll of Canada.
Publisher Copyright:
© 1990 IEEE.
PY - 1990
Y1 - 1990
N2 - In this paper presents a systematic approach for mapping algorithms into optimal systolic arrays. It obtains the transformed dependency matrix (TDM) directly from the original dependency matrix (DM) so as to select the TDM that meets the desired VLSI requirements. A procedure to map any given algorithm with constant data dependence vectors into an optimal systolic architecture is also proposed. This proposed procedure is formulated as an optimization problem to obtain the TDM with a minimum cost function. Not only that the proposed optimization mapping algorithm selects the TDM that meets the desired VLSI requirements, without deriving the transformation for each TDM, it also determines the optimal TDM given the compound objective function. This approach provides an efficient method for selecting a systolic matrix.
AB - In this paper presents a systematic approach for mapping algorithms into optimal systolic arrays. It obtains the transformed dependency matrix (TDM) directly from the original dependency matrix (DM) so as to select the TDM that meets the desired VLSI requirements. A procedure to map any given algorithm with constant data dependence vectors into an optimal systolic architecture is also proposed. This proposed procedure is formulated as an optimization problem to obtain the TDM with a minimum cost function. Not only that the proposed optimization mapping algorithm selects the TDM that meets the desired VLSI requirements, without deriving the transformation for each TDM, it also determines the optimal TDM given the compound objective function. This approach provides an efficient method for selecting a systolic matrix.
UR - http://www.scopus.com/inward/record.url?scp=34547378248&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=34547378248&partnerID=8YFLogxK
U2 - 10.1109/SPDP.1990.143528
DO - 10.1109/SPDP.1990.143528
M3 - Conference contribution
AN - SCOPUS:34547378248
T3 - Proceedings of the 2nd IEEE Symposium on Parallel and Distributed Processing 1990, SPDP 1990
SP - 166
EP - 173
BT - Proceedings of the 2nd IEEE Symposium on Parallel and Distributed Processing 1990, SPDP 1990
PB - Institute of Electrical and Electronics Engineers Inc.
Y2 - 9 December 1990 through 13 December 1990
ER -