Delay uncertainty reduction by gate splitting

Vineet Agarwal, Jin Sun, Janet M. Wang

Research output: Contribution to journalArticlepeer-review

1 Scopus citations


Traditional timing-variation reduction techniques are only able to decrease gate delay variation by incurring a delay overhead. In this brief, we propose a novel and effective splitting-based variation reduction technique for gates. We developed a new tool called Timing Uncertainty Reduction by Gate Splitting (TURGS), which reduces the timing variations of a circuit and presents little delay overhead at the primary output. Our experimental results show that TURGS achieves up to 20% improvement in timing variation for gates.

Original languageEnglish (US)
Pages (from-to)295-299
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Issue number4
StatePublished - 2009


  • Delay uncertainty reduction
  • Gate cloning
  • Gate split
  • Process variation

ASJC Scopus subject areas

  • Electrical and Electronic Engineering


Dive into the research topics of 'Delay uncertainty reduction by gate splitting'. Together they form a unique fingerprint.

Cite this