An adaptive motion estimation architecture for H.264/AVC

Yang Song, Ali Akoglu

Research output: Contribution to journalArticlepeer-review

3 Scopus citations


We introduce a variable block size motion estimation architecture that is adaptive to the full search (FS) and the three-step search (3SS) algorithms. Early termination, intensive data reuse, pipelined datapath with bit serial execution, and memory access management tailored to the search patterns of the FS and 3SS form key features of the architecture. The design was synthesized using Synopsys Design Compiler and 45nm standard cell library technology. The architecture sustains real-time CIF format with an operational frequency as low as 17.6MHz and consumes 1.98 mW at this clock rate. This architecture with its 500MHz peak operational frequency provides the end-user with the flexibility of choosing between video quality and throughput based on power consumption and processing speed constraints.

Original languageEnglish (US)
Pages (from-to)161-179
Number of pages19
JournalJournal of Signal Processing Systems
Issue number2
StatePublished - Nov 2013


  • Adaptive architecture
  • Fast search
  • Full search
  • H.264/AVC
  • Motion estimation

ASJC Scopus subject areas

  • Control and Systems Engineering
  • Theoretical Computer Science
  • Signal Processing
  • Information Systems
  • Modeling and Simulation
  • Hardware and Architecture


Dive into the research topics of 'An adaptive motion estimation architecture for H.264/AVC'. Together they form a unique fingerprint.

Cite this