A mammography imaging hybrid pixel sensor test chip with low-noise CMOS readout IC on fully depleted silicon-on-insulator design

D. Nguyen; H. Cormican; A. Baysal; C. Wiswall; T. Kerr; J. M. Wang; D. Ma

doi:10.1117/12.792554

A mammography imaging hybrid pixel sensor test chip with low-noise CMOS readout IC on fully depleted silicon-on-insulator design

D. Nguyen, H. Cormican, A. Baysal, C. Wiswall, T. Kerr, J. M. Wang, D. Ma

Electrical and Computer Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Scopus citations

Abstract

This paper reports the design trade off study of the design of an innovative CMOS active pixel sensor (CAPS) based on Silicon-on-Insulator (SOI) technology. The CAPS designs approach provides the flexibility and high-density features of hybrid pixel sensors with photon counting architecture. This sensor is the key component for optimized X-ray Tomosynthesis. A proof-ofprinciple test chip, paying particular attention to the noise performance of the pixel, front-end electronics (FEE) and readout speed, is available for testing in 2008. We present the design of the test chip in this paper.

Original language	English (US)
Title of host publication	Penetrating Radiation Systems and Applications IX
DOIs	https://doi.org/10.1117/12.792554
State	Published - 2008
Event	Penetrating Radiation Systems and Applications IX - San Diego, CA, United States Duration: Aug 13 2008 → Aug 14 2008

Publication series

Name	Proceedings of SPIE - The International Society for Optical Engineering
Volume	7080
ISSN (Print)	0277-786X

Other

Other	Penetrating Radiation Systems and Applications IX
Country/Territory	United States
City	San Diego, CA
Period	8/13/08 → 8/14/08

Keywords

CMOS integrated circuits
Front end electronic
Hybrid pixel sensors
Silicon-On-Insulator (SOI) technology
Tomosynthesis
X-ray imaging

ASJC Scopus subject areas

Electronic, Optical and Magnetic Materials
Condensed Matter Physics
Computer Science Applications
Applied Mathematics
Electrical and Electronic Engineering

Access to Document

10.1117/12.792554

Cite this

Nguyen, D., Cormican, H., Baysal, A., Wiswall, C., Kerr, T., Wang, J. M., & Ma, D. (2008). A mammography imaging hybrid pixel sensor test chip with low-noise CMOS readout IC on fully depleted silicon-on-insulator design. In Penetrating Radiation Systems and Applications IX [708009] (Proceedings of SPIE - The International Society for Optical Engineering; Vol. 7080). https://doi.org/10.1117/12.792554

A mammography imaging hybrid pixel sensor test chip with low-noise CMOS readout IC on fully depleted silicon-on-insulator design. / Nguyen, D.; Cormican, H.; Baysal, A.; Wiswall, C.; Kerr, T.; Wang, J. M.; Ma, D.

Penetrating Radiation Systems and Applications IX. 2008. 708009 (Proceedings of SPIE - The International Society for Optical Engineering; Vol. 7080).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Nguyen, D, Cormican, H, Baysal, A, Wiswall, C, Kerr, T, Wang, JM & Ma, D 2008, A mammography imaging hybrid pixel sensor test chip with low-noise CMOS readout IC on fully depleted silicon-on-insulator design. in Penetrating Radiation Systems and Applications IX., 708009, Proceedings of SPIE - The International Society for Optical Engineering, vol. 7080, Penetrating Radiation Systems and Applications IX, San Diego, CA, United States, 8/13/08. https://doi.org/10.1117/12.792554

Nguyen D, Cormican H, Baysal A, Wiswall C, Kerr T, Wang JM et al. A mammography imaging hybrid pixel sensor test chip with low-noise CMOS readout IC on fully depleted silicon-on-insulator design. In Penetrating Radiation Systems and Applications IX. 2008. 708009. (Proceedings of SPIE - The International Society for Optical Engineering). https://doi.org/10.1117/12.792554

@inproceedings{81f6c357754a424f8c1888ec32fedcbf,

title = "A mammography imaging hybrid pixel sensor test chip with low-noise CMOS readout IC on fully depleted silicon-on-insulator design",

abstract = "This paper reports the design trade off study of the design of an innovative CMOS active pixel sensor (CAPS) based on Silicon-on-Insulator (SOI) technology. The CAPS designs approach provides the flexibility and high-density features of hybrid pixel sensors with photon counting architecture. This sensor is the key component for optimized X-ray Tomosynthesis. A proof-ofprinciple test chip, paying particular attention to the noise performance of the pixel, front-end electronics (FEE) and readout speed, is available for testing in 2008. We present the design of the test chip in this paper.",

keywords = "CMOS integrated circuits, Front end electronic, Hybrid pixel sensors, Silicon-On-Insulator (SOI) technology, Tomosynthesis, X-ray imaging",

author = "D. Nguyen and H. Cormican and A. Baysal and C. Wiswall and T. Kerr and Wang, {J. M.} and D. Ma",

year = "2008",

doi = "10.1117/12.792554",

language = "English (US)",

isbn = "9780819473004",

series = "Proceedings of SPIE - The International Society for Optical Engineering",

booktitle = "Penetrating Radiation Systems and Applications IX",

note = "Penetrating Radiation Systems and Applications IX ; Conference date: 13-08-2008 Through 14-08-2008",

}

TY - GEN

T1 - A mammography imaging hybrid pixel sensor test chip with low-noise CMOS readout IC on fully depleted silicon-on-insulator design

AU - Nguyen, D.

AU - Cormican, H.

AU - Baysal, A.

AU - Wiswall, C.

AU - Kerr, T.

AU - Wang, J. M.

AU - Ma, D.

PY - 2008

Y1 - 2008

N2 - This paper reports the design trade off study of the design of an innovative CMOS active pixel sensor (CAPS) based on Silicon-on-Insulator (SOI) technology. The CAPS designs approach provides the flexibility and high-density features of hybrid pixel sensors with photon counting architecture. This sensor is the key component for optimized X-ray Tomosynthesis. A proof-ofprinciple test chip, paying particular attention to the noise performance of the pixel, front-end electronics (FEE) and readout speed, is available for testing in 2008. We present the design of the test chip in this paper.

AB - This paper reports the design trade off study of the design of an innovative CMOS active pixel sensor (CAPS) based on Silicon-on-Insulator (SOI) technology. The CAPS designs approach provides the flexibility and high-density features of hybrid pixel sensors with photon counting architecture. This sensor is the key component for optimized X-ray Tomosynthesis. A proof-ofprinciple test chip, paying particular attention to the noise performance of the pixel, front-end electronics (FEE) and readout speed, is available for testing in 2008. We present the design of the test chip in this paper.

KW - CMOS integrated circuits

KW - Front end electronic

KW - Hybrid pixel sensors

KW - Silicon-On-Insulator (SOI) technology

KW - Tomosynthesis

KW - X-ray imaging

UR - http://www.scopus.com/inward/record.url?scp=56249122269&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=56249122269&partnerID=8YFLogxK

U2 - 10.1117/12.792554

DO - 10.1117/12.792554

M3 - Conference contribution

AN - SCOPUS:56249122269

SN - 9780819473004

T3 - Proceedings of SPIE - The International Society for Optical Engineering

BT - Penetrating Radiation Systems and Applications IX

T2 - Penetrating Radiation Systems and Applications IX

Y2 - 13 August 2008 through 14 August 2008

ER -

A mammography imaging hybrid pixel sensor test chip with low-noise CMOS readout IC on fully depleted silicon-on-insulator design

Abstract

Publication series

Other

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this