A Fast on-Chip Profiler Memory Using a Pipelined Binary Tree

Roman Lysecky, Susan Cotterell, Frank Vahid

Research output: Contribution to journalArticlepeer-review

1 Scopus citations


We introduce a novel memory architecture that can count the occurrences of patterns on a system's bus, a task known as profiling. Such profiling can serve a variety of purposes, like detecting a microprocessor's software hot spots or frequently used data values, which can be used to optimize various aspects of the system. The memory, which we call ProMem, is based on a pipelined binary search tree structure, yielding several beneficial features, including nonintrusiveness, accurate counts, excellent size and power efficiency, very fast access times, and the use of standard memories with only simple additional logic. The main limitation is that the set of potential patterns must be preloaded into the memory. We describe the ProMem architecture, and show excellent size and performance advantages compared with content-addressable memory (CAM) based designs.

Original languageEnglish (US)
Pages (from-to)120-122
Number of pages3
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Issue number1
StatePublished - Jan 2004


  • Binary search tree
  • Design
  • High performance
  • Memory
  • On-chip profiler
  • Pipelined binary search tree
  • Profiling

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering


Dive into the research topics of 'A Fast on-Chip Profiler Memory Using a Pipelined Binary Tree'. Together they form a unique fingerprint.

Cite this