@inproceedings{4d54f12dc2c14439afd156fee845a30e,
title = "A fast on-chip profiler memory",
abstract = "Profiling an application executing on a microprocessor is part of the solution to numerous software and hardware optimization and design automation problems. Most current profiling techniques suffer from runtime overhead, inaccuracy, or slowness, and the traditional non-intrusive method of using a logic analyzer doesn't work for today's system-on-a-chip having embedded cores. We introduce a novel on-chip memory architecture that overcomes these limitations. The architecture, which we call ProMem, is based on a pipelined binary tree structure. It achieves single-cycle throughput, so it can keep up with today's fastest pipelined processors. It can also be laid out efficiently and scales very well, becoming more efficient the larger it gets. The memory can be used in a wide-variety of common profiling situations, such as instruction profiling, value profiling, and network traffic profiling, which in turn can be used to guide numerous design automation tasks.",
keywords = "Adaptive architectures, Binary tree, Embedded CAD, Embedded systems, Low power, Memory design, Platform tuning, Profiling, System-on-a-chip",
author = "Roman Lysecky and Susan Cotterell and Frank Vahid",
year = "2002",
doi = "10.1109/dac.2002.1012589",
language = "English (US)",
isbn = "1581134614",
series = "Proceedings - Design Automation Conference",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "28--33",
booktitle = "Proceedings of the 39th Annual Design Automation Conference, DAC'02",
note = "39th Design Automation Conference ; Conference date: 10-06-2002 Through 14-06-2002",
}